Abstract-This paper presents a new family of buck type power factor corrector rectifiers that operates in continuous-conduction mode (CCM) and generates a multilevel voltage waveform at the input. Due to CCM operation, commonly used ac-side capacitive filter and dc-side inductive filter are removed from the proposed modified packed U-cell rectifier structure. Dual dc output terminals are provided to have a five-level voltage waveform at the input points of the rectifier where it is supplied by a grid via a line inductor. Producing different voltage levels reduces the voltage harmonics which affects the grid current harmonic contents directly. Low switching frequency of the proposed rectifier is a distinguished characteristic among other buck type rectifiers that reduces switching losses and any high switching frequency related issues, significantly. The proposed transformerless, reduced filter, and multilevel rectifier topology has been investigated experimentally to validate the good dynamic performance in generating and regulating dual 125-V dc outputs terminals as telecommunication boards feeders or industrial battery chargers under various situation including change in the loads and change in the main grid voltage amplitude.
I. INTRODUCTION
N OWADAYS, dc power supply is a big demand of industries to charge up batteries especially for uninterruptible power supplies, electric vehicles, feeding communication boards, and to use in various power applications [1] . Regulated constant voltage at the output in addition to low harmonic and unity power factor current at the input should be ensured in such equipment to comply with harmonic standards defined by different association like IEEE and IEC [2] , [3] . PFC rectifiers have been proposed many years ago to overcome the input ac voltage and current power factor issue. Such converters can be divided into two main categories based on their output dc voltage amplitude. If the output dc voltage level is less than the input ac peak voltage value, it is called a PFC buck rectifier and conversely, a PFC boost rectifier generates a dc voltage greater than the ac peak voltage [4] . PFC buck rectifiers are mainly known with their discontinuous-conduction mode (DCM) which complicates formulating the output voltage. On the other hand, DCM operation makes the output dc voltage control depending on the load impedance and also makes it inevitable to use large inductive filters at dc side [5] , [6] . Moreover, high switching frequency, e.g., 65 kHz and more is a normal operating point in reported topologies that increases switching losses significantly [7] , [8] . Large-size LC filters at the output as well as nonremovable acside filters are inherent disadvantages of PFC buck rectifiers. Detailed problems associated with such rectifiers are investigated in the literature [9] , [10] . Another configuration to generate a reduced dc voltage is combination of diode-bridge and dc-dc buck converter in which the ac voltage is rectified by that diodebridge and then dc voltage is stepped down at a desired level by the chopper. Such two-stage structures present more power losses, low efficiency, and high manufacturing costs in medium and high power applications due to using many semiconductors and reactive components [11] .
Regarding above-mentioned facts, PFC buck rectifiers are not so much welcome in industrial applications compared to boost type of those PFC rectifiers. Such boost types do not require bulky filters at ac or dc sides since ensuring harmonic suppression of input current, unity power factor operation of the system, and constant dc voltage at the output terminal. To have a reduced dc voltage at the output, bridgeless PFC boost rectifiers are usually connected to the main grid after a step-down transformer [12] . Therefore, to have a 125-V dc at the output terminal of a PFC boost rectifier from a 120-V RMS grid, a transformer should be used to reduce the grid peak voltage to less than 125 V that has its own disadvantages.
In this paper, a new family of bidirectional bridgeless buck PFC rectifiers is introduced which is an efficient cure to all above-mentioned issues. The proposed Hani packed U-cell (HPUC) rectifier operates in boost mode, while splitting the output voltage terminals to have multiple output with reduced voltage levels as buck mode. Supplying multiple-output terminals result in producing a multilevel voltage waveform at the rectifier input that reduces the harmonic content of the rectifier voltage, and, consequently, the grid current harmonic without using large inductive filters at the ac side [13] . Boost mode operation of the overall system helps removing bulky filters from both sides specially the dc-side inductor. Moreover, CCM operation is guaranteed in a whole period. The topology and operation of the HPUC rectifier is explained in Section II. Integrated voltage control into switching technique as well as implemented 
controller IS presented in Section III and IV, respectively. Power balance analysis of the HPUC rectifier is studied in Section V. Eventually low harmonic content of the input five-level voltage waveform, unity power factor, and low harmonic ac current waveform of the proposed rectifier is validated through experimental tests. Results are illustrated and discussed in Section VI to prove the good dynamic performance of the proposed rectifier in various situations including change in the loads or input ac voltage amplitude.
II. PROPOSED PFC BUCK RECTIFIER TOPOLOGY AND OPERATION PRINCIPLE
The proposed rectifier topology has been shown in Fig. 1 . It has six active switches and two output dc terminals. The output terminals are providing voltages V 1 and V 2 to loads that should be identical as E to have a five-level voltage waveform at the rectifier input. Rectifier input voltage is measured at points "a" and "d" as V ad . The switching states associated to the introduced rectifier have been listed in Table I .
The proposed HPUC rectifier is a modification to the wellknown PUC converter [14] , [15] in which the lower U-cell components are connected in reverse direction. The PUC converter was proposed as an inverter to generate seven-level voltage waveform, while using a single isolated dc source and a controlled capacitor [16] . Moreover, it has been tested as a sevenlevel rectifier supplying a dc load in boost mode of operation [17] . Another similar structure with cascaded cells was proposed in [18] but as an inverter application with no control that only requires too many isolated dc sources. The idea of the HPUC is to introduce a rectifier by utilizing the similar structure of PUC with slight modification working in buck mode to supply dc loads with lower voltages than the grid where no transformer and additional filter would be required.
It is clear from Table I that each pair of switches S 1 -S 4 , S 2 -S 5 , and S 3 -S 6 is working in complementary manner. All switching states and associated conducting paths are shown in Fig. 2 which will be used in voltage regulator design section.
By controlling output dc voltages, V ad would have five levels including ±2E, ±E, 0 that the maximum value is +2E. The principal concept of proposing this topology as a buck rectifier relies on this maximum value of V ad which should be more than the ac source peak value (v smax ). The following relations can be written, accordingly:
For instance, if RMS voltage of the ac source is 120 V, then the maximum value would be 170 V and the following relations would be obtained. To maintain the stable operation of the converter in buck mode, the maximum generating dc voltage is set at v smax which would be 170 V here
As mentioned above, this rectifier is a boost converter in grid point of view due to generating peak voltage of V 1 + V 2 at the input (V ad ) which is always equal or greater than the v smax . On the other hand, by splitting the produced dc voltage between two output terminals, each one would have half voltage amplitude so their amplitude are always less than or equal to the v smax that guarantees the buck mode operation of proposed rectifier from loads points of view. It could be concluded that by using two output terminals, the grid is deluded by the converter.
Therefore, the stepped down dc voltages are achieved however the overall rectifier is in step-up mode. As results, the bulky inductor at dc side as well as the capacitor filter at ac side of conventional PFC buck rectifiers would be removed. Moreover, low harmonic V ad and also low THD line current (i s ) are attained even when the proposed rectifier is running at low switching frequency leads to low power losses and high efficiency [19] .
III. SWITCHING TECHNIQUE AND INTEGRATED VOLTAGE REGULATOR
Due to utilizing more than one dc capacitor in multilevel converter topologies, regulating, and balancing their voltages is the most challenging part of the controller [15] , [20] , [21] . 
Redundant switching states can play an important role in facilitating the controller duty of regulating the output dc terminals voltages. In this regard, the switching states should be analyzed precisely to find the charging and discharging path for capacitors. Table II lists such investigation results on the proposed rectifier switching states. Noticing Table II , it is clear that redundant switching states of 2, 3, 6, and 7 can help regulating capacitors voltages beneficially. Hence, the switching pattern of the PWM block would be modified in order to decide between switching states 2 or 3 when the line current is positive and the +E voltage level should be generated at the output. It means that if V 1 is less than V 2 then switching state 2 would be applied to switches and if V 1 is more than V 2 then the output pulses would be generated by switching state 3. The same process is defined to choose between switching states 6 or 7 when line current is negative and output voltage should be −E.
All these actions are taken inside the PWM block shown in Fig. 3 . Moreover, the reference signal is first modulated by four vertically shifted carriers in order to determine the associated voltage level and then the required pulses are sent to the switches considering capacitors voltages and redundant switching states [22] , [23] .
All these procedures are to simplify regulating dc voltage terminals. Therefore, the voltage control loop would generate less error due to balancing the dc voltages by the redundant switching states. Fig. 3 depicts the PWM block input/output signals in detail.
IV. IMPLEMENTED CONTROLLER
A cascaded PI controller has been applied to regulate the three state space variables including capacitors voltages (V 1 and V 2 ) as well as grid current (i s ) and to provide a unity power factor operation of the five-level rectifier [24] . It should be noted for the inner loop (current control) PI controller have good performance where the input signal frequency is low (e.g., outer loop as dc voltage regulator); while it shows some steady-state error when the input is a time-varying signal, like a sinusoidal current, leads to tracking error in the line current [25] . To ensure the possible minimum error on the output current, the integral gain of the current control PI block should be small enough which makes the inner loop faster than outer loop as well as not that small which is required to eliminate steady-state error, and, consequently, results would be acceptable [26] .
V. POWER BALANCE ANALYSIS
Noticing to the HPUC rectifier configuration in the Fig. 1 , it is clear that S 2 and S 5 have voltage rating of two times more than the other four switches (S 1 , S 3 , S 4 , and S 6 ).
Therefore, S 2 and S 5 can be split into two series switches in order to suffer equal voltage rating as shown in Fig. 5 . The point (m) is chosen to split two cells which are kind of fullbridge modules. Similarly to the work performed on cascaded H-bridge multilevel converter [27, 28] , the following analysis is done to show the power balance ratio between two independent loads connected to the proposed rectifier.
The following equation is visible on the rectifier structure:
Therefore, an extended representation of the HPUC rectifier topology shows that the latter is formed by two series cells (cell 1 and cell 2). Each cell generates a dc voltage to supply the load; however, the common switches and current paths do not allow each cell to operate separately. To continue with the analysis, the following definitions are provided:
Moreover, since each cell voltage (V am and V md ) is threelevel waveform including 0 and ±E volts, their RMS values are defined as where m 1 and m 2 are the modulation indexes of each cell that are between 0 and 1. So their maximum value would be defined as
It should be noticed that these maximum values of RMS voltages are obtained in case of two separately working cells. The one line diagram of the HPUC rectifier can be drawn as shown in Fig. 6(a) . By neglecting circuit power losses and capacitor energy consumption, it can be said that the power consumed in cell 1 is P 1 and similarly for cell 2 power is P 2 . The total power is drawn from the grid as P. They can be formulated as
From (4) and since dc voltages are controlled, this yields
In the HPUC rectifier, the buck mode of operation is proposed where V 1 + V 2 = Max(V ad ). Therefore, considering RMS values, the following relation is achieved:
Based on voltage relations, the phasor diagram of the rectifier can be drawn as in Fig. 6(b) .
Moreover, for the maximum voltage of each cell, the following relation can be written [28] :
The maximum voltages that can be generated by each cell would produce the maximum power that can be delivered to the loads (P 1 and P 2 ) in a stable operation. Thus, the diagram shown in Fig. 7(a) is obtained and the shaded area shows the area where maximum power can be delivered to loads while the rectifier works in stable mode. It means that the dc voltages are equally balanced and the input grid current is locked to the grid to deliver only active power.
Based on Fig. 7(a) , v 1 and v 2 can be placed in the shaded area so the boundary would be the maximum and minimum limits for those voltages that gives the maximum and minimum power generated by each cell. Since the rectifier should always draw active power from the grid, therefore the minimum and maximum limits are projected on the x-axis to ensure the unity power factor operation as 0°phase shift with current which is illustrated in Fig. 7(b) .
Paying attention to the x 1 -axis, the minimum power drawn by the cell 1 is the left vertical dashed line which is due to the lowest RMS voltage (v 1 ). Therefore, by assuming an equal current through the converter, the remained power (v s i s − P 1 ) is consumed in cell 2. Since P 1 is at the minimum level, P 2 would be the maximum. Similarly, the maximum power limit of cell 1 is the right vertical dashed line so the voltage vectors on x 2 -axis are obtained.
Based on above explanation and Fig. 7 , power relations are extracted for each cell power as
where v P 1 1 max is the cell voltage with maximum possible power delivering to the load. Other variables have the same definitions. Since two dc voltages are identical, minimum/maximum powers of two cells would be equal. Assuming V 1 = V 2 = 125 V, the following values would be obtained:
125 × 0.7797 120 P = 0.8121P
Based on the above values, it can be concluded that each cell can have a specific maximum and minimum power as a portion of the input total power. Therefore, the highest difference between two cells power would be in a situation where the cell 1 takes P 1min (or P 1max ) and the cell 2 consumes P 2max (or P 2min ). Thus, the maximum power ratio between two cells, and, consequently, the power ratio between two dc loads can be obtained as
Due to symmetrical configuration of the HPUC rectifier, this ratio can be used for R 1 /R 2 similarly.
To validate the performed analysis on the power balance of the HPUC rectifier, some simulations have been done in MAT-LAB/SPS and three different values have been used for R 1 , while R 2 was fixed at 43 Ω to show the stable and unstable operation of the proposed rectifier. It should be noted that all simulation parameters except loads were same as experimental ones listed in Table III . As shown in Fig. 8 , three steps have been applied.
At first step, R 1 = R 2 = 43Ω so R 2 /R 1 = 1 and rectifier works in stable mode drawing almost 750 W from the grid as shown in Fig. 8(a) (1 to 2 s) . Grid voltage and current are inphase and the rectifier voltage has five identical levels with low voltage ripple on dc capacitors as illustrated in Fig. 8(b) .
At second step, R 1 is reduced to 15 Ω to validate the capability of the rectifier to supply different loads yet in stable area and near the limit. As illustrated in Fig. 8(a) (2 to 3 s) , 1400-W power is delivered to various independent loads with equally balanced voltages but different ripples due to supplying smaller load on upper terminal (V 1 ). Grid voltage/current as well as the rectifier five-level voltage waveform with identical levels have been provided in Fig. 8(c) .
Eventually, at third step (3 to 4 s), R 1 is reduced to 8 Ω forcing the rectifier to fall into the unstable area where R 2 /R 1 = 5.3. As can be seen from Fig. 8(a) at that time, the reduced load needs more power (about 1950 W) but the converter cannot provide the requested amount of current, and, consequently, the voltage drops down undesirably. Simultaneously, the other load voltage is increased unwantedly (because of the fact that PI regulator tries to keep the sum of dc voltages at 250 V) so it draws more current leads to increase in the input power to 1650 W. It is illustrated that two voltages are not balanced anymore. On the other hand, the line current is still controlled to be synchronized with grid voltage. Those unbalanced voltage levels are observable in five-level waveform of Fig. 8(d) . Such unbalanced levels impose undesirable harmonics into the current waveform which requires larger filter to eliminate.
VI. EXPERIMENTAL RESULTS
A laboratory setup of proposed five-level buck converter has been built using six MOSFETS. The controller and switching technique has been implemented on dSpace1103 real-time controller with 20 μs fixed sampling time to generate and send the firing pulses to turn on and off the switches. The rectifier has been connected to 120-V RMS grid as real condition.
Output dc voltages have been set on 125 V as buck mode operation; useable in industries to charge up batteries or in feeding telecommunication boards. Some changes are made in the operating condition such as load variation and ac source voltage fluctuation to validate the good dynamic performance of the proposed rectifier and implemented voltage regulator integrated into switching technique. All system parameters have been listed in Table III .
At first the steady-state results are captured when the rectifier is converting 170-V peak ac to 125-V dc at two output terminals (in buck mode) and is supplying two loads with values mentioned in Table III . All results including loads voltages/currents, grid voltage/current, and rectifier input voltage in steady state is illustrated in Fig. 9 . Fig. 9(a) shows the dc loads voltages regulated at 125 V with acceptable voltage ripples (measured by scope at the bottom of the photo) as buck mode of operation. Loads currents are depicted in Fig. 9(b) proportional to the dc voltages and loads impedances. Respectively, the five-level waveform at V ad is illustrated in Fig. 9 (c) which is made by regulated output voltages at desired level including 0, ±125 V, and ±250 V. Since the maximum voltage is 250 V, the whole system works as boost mode while it is split into two terminals with half voltage (125 V) as buck mode of operation. Low switching frequency operation (2 kHz) is clear in that figure results in low power losses and high efficiency. The main objective of this paper is to demonstrate the HPUC topology performance as a multilevel buck PFC rectifier that are observed in Fig. 9(a) and (c). Finally, Fig. 9 (d) has been captured by AEMC power analyzer demonstrating RMS and THD values of the ac-side voltage and current. The THD value of the current waveform is lower than standard limits while using a small inductive filter in ac line. The higher harmonic amplitude devotes to the 33rd order which is at the switching frequency (2 kHz) with 2.9% of the fundamental component. The active power delivered to the load equals to 525 W and the power factor of the input ac voltage and current waveforms is almost 1 that ensures the unity power factor operation of the proposed multilevel buck rectifier with implemented voltage/current controller.
In continue, to validate the good dynamic performance of the voltage regulator integrated into switching sequences and adopted controller in driving the proposed buck PFC rectifier to supply dc loads at unity power factor, dc loads, and input ac voltage are changed separately. At first, the change has been intentionally made in load 1 . As it is clear from Fig. 10 , two output dc voltages and load 2 current (i l2 ) do not vary during change in load 1 . DC voltages are regulated successfully as well as dc current reduction in Fig. 10 proves the change in load 1 while the second load voltage/current is not affected remarkably.
Similarly, a change has been made on second load to investigate the effects on the rectifier performance and the upper output dc terminal. In this case, load 2 is changed from 80 to 40 Ω (50% decreases) and results are saved from both output terminals. Fig. 11 includes captured waveforms of the load 2 that demonstrate changes in current during load reduction while the terminal voltage is fixed at 125 V. Similar to the previous test, no effect is recorded on load 1 voltage/current during change in load 2 .
Eventually, a test has been performed to validate the good dynamic performance of the proposed rectifier in unbalanced grid condition. Thus, since the rectifier is supplying loads, the input ac peak voltage is 25% increased from 162 to 200 V (115-V RMS to 142-V RMS) and results confirm no influence on output dc voltages that are regulated at 125-V dc.
Clearly seen in Fig. 12 , during change in the input ac voltage, output dc voltages are successfully kept constant at reference level (125 V) forming a five-level quasi-sine wave at the rectifier input. Moreover, the input current is slightly decreased to balance the delivered power and prevent the load overvoltage and overcurrent issues.
Provided results in changing conditions prove the good dynamic performance of the proposed HPUC five-level buck PFC rectifier in generating dc voltage from ac grid.
Provided results in changing conditions prove the good dynamic performance of the proposed HPUC bridgeless five-level buck PFC rectifier in generating dc voltage from ac grid. It can be concluded that the HPUC topology can operate as a universal PFC rectifier in buck mode of operation at low switching frequency results in low power losses and high efficiency interesting for industrial applications.
VII. CONCLUSION
In this paper, a five-level rectifier operating in buck mode has been proposed which is called HPUC as a slight modification to PUC multilevel converter. It has been demonstrated that the proposed rectifier can deceive the grid by generating maximum voltage level of 250 V at ac side as boost mode, while splitting this voltage value at its two output terminals to provide buck mode of operation with 125-V dc useable for battery chargers or telecommunication boards' feeder. Although it has more active switches than other buck rectifier topologies and some limitations on power balance between loads, overall system works in boost mode and CCM which results in removing bulky ac and dc filters that usually used in conventional buck PFC rectifiers. Moreover, generating multilevel waveform leads to reduced harmonic component of the voltage waveform, and, consequently, the line current. It also aims at operating with low switching frequency and small line inductor that all in all characterizes low power losses and high efficiency of the HPUC rectifier. Comprehensive theoretical studies and simulations have been performed on power balancing issue of the HPUC rectifier. Full experimental results in steady state and during load and supply variation have been illustrated to prove the fact that HPUC topology can be a good candidate in a new family of buck bridgeless PFC rectifiers with acceptable performance. Future works can be devoted to developing robust and nonlinear controllers on the proposed rectifier topology.
